



DIGITAL SYSTEM DESIGN WITH FPGA

IMPLEMENTATION USING VERILOG AND VHDL

About the Authors

Cem Ünsalan, Ph.D., established the DSP Laboratory at Yeditepe University in Istanbul, Turkey, and is a microprocessor and digital signal processing professor there. He is the coauthor of *Programmable Microcontrollers with Applications: MSP430 LaunchPad with CCS and Grace*.

Bora Tar, Ph.D., is a postdoctoral researcher at The Ohio State University. His main research interests include analog and mixed-signal integrated-circuit design and energy harvesting and sensor networking applications.

Digital System Design with FPGA

Implementation Using
Verilog and VHDL

Cem Ünsalan
Yeditepe University

Bora Tar
The Ohio State University



New York Chicago San Francisco
Athens London Madrid
Mexico City Milan New Delhi
Singapore Sydney Toronto

Copyright © 2017 by McGraw-Hill Education. All rights reserved. Except as permitted under the United States Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a database or retrieval system, without the prior written permission of the publisher.

ISBN: 978-1-25-983791-3

MHID: 1-25-983791-2.

The material in this eBook also appears in the print version of this title:

ISBN: 978-1-25-983790-6, MHID: 1-25-983790-4.

eBook conversion by codeMantra

Version 1.0

All trademarks are trademarks of their respective owners. Rather than put a trademark symbol after every occurrence of a trademarked name, we use names in an editorial fashion only, and to the benefit of the trademark owner, with no intention of infringement of the trademark. Where such designations appear in this book, they have been printed with initial caps.

McGraw-Hill Education eBooks are available at special quantity discounts to use as premiums and sales promotions or for use in corporate training programs. To contact a representative, please visit the Contact Us page at www.mhprofessional.com.

Information contained in this work has been obtained by McGraw-Hill Education from sources believed to be reliable. However, neither McGraw-Hill Education nor its authors guarantee the accuracy or completeness of any information published herein, and neither McGraw-Hill Education nor its authors shall be responsible for any errors, omissions, or damages arising out of use of this information. This work is published with the understanding that McGraw-Hill Education and its authors are supplying information but are not attempting to render engineering or other professional services. If such services are required, the assistance of an appropriate professional should be sought.

TERMS OF USE

This is a copyrighted work and McGraw-Hill Education and its licensors

reserve all rights in and to the work. Use of this work is subject to these terms. Except as permitted under the Copyright Act of 1976 and the right to store and retrieve one copy of the work, you may not decompile, disassemble, reverse engineer, reproduce, modify, create derivative works based upon, transmit, distribute, disseminate, sell, publish or sublicense the work or any part of it without McGraw-Hill Education's prior consent. You may use the work for your own noncommercial and personal use; any other use of the work is strictly prohibited. Your right to use the work may be terminated if you fail to comply with these terms.

THE WORK IS PROVIDED "AS IS." MCGRAW-HILL EDUCATION AND ITS LICENSORS MAKE NO GUARANTEES OR WARRANTIES AS TO THE ACCURACY, ADEQUACY OR COMPLETENESS OF OR RESULTS TO BE OBTAINED FROM USING THE WORK, INCLUDING ANY INFORMATION THAT CAN BE ACCESSED THROUGH THE WORK VIA HYPERLINK OR OTHERWISE, AND EXPRESSLY DISCLAIM ANY WARRANTY, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO IMPLIED WARRANTIES OF

MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. McGraw-Hill Education and its licensors do not warrant or guarantee that the functions contained in the work will meet your requirements or that its operation will be uninterrupted or error free. Neither McGraw-Hill Education nor its licensors shall be liable to you or anyone else for any inaccuracy, error or omission, regardless of cause, in the work or for any damages resulting therefrom. McGraw-Hill Education has no responsibility for the content of any information accessed through the work. Under no circumstances shall McGraw-Hill Education and/or its licensors be liable for any indirect, incidental, special, punitive, consequential or similar damages that result from the use of or inability to use the work, even if any of them has been advised of the possibility of such damages. This limitation of liability shall apply to any claim or cause whatsoever whether such claim or cause arises in contract, tort or otherwise.

Contents

Preface

Acknowledgments

1 Introduction

1.1 Hardware Description Languages

1.2 FPGA Boards and Software Tools

1.3 Topics to Be Covered in the Book

2 Field-Programmable Gate Arrays

2.1 A Brief Introduction to Digital Electronics

2.1.1 Bit Values as Voltage Levels

2.1.2 Transistor as a Switch

2.1.3 Logic Gates from Switches

2.2 FPGA Building Blocks

2.2.1 Layout of the Xilinx Artix-7 XC7A35T FPGA

2.2.2 Input/Output Blocks

2.2.3 Configurable Logic Blocks

2.2.4 Interconnect Resources

2.2.5 Block RAM

2.2.6 DSP Slices

2.2.7 Clock Management

2.2.8 The XADC Block

2.2.9 High-Speed Serial I/O Transceivers

2.2.10 Peripheral Component Interconnect Express Interface

2.3 FPGA-Based Digital System Design Philosophy

2.3.1 How to Think While Using FPGAs

2.3.2 Advantages and Disadvantages of FPGAs

2.4 Usage Areas of FPGAs

2.5 Summary

2.6 Exercises

3 Basys3 and Arty FPGA Boards

3.1 The Basys3 Board

3.1.1 Powering the Board

3.1.2 Input/Output

3.1.3 Configuring the FPGA

3.1.4 Advanced Connectors

3.1.5 External Memory

3.1.6 Oscillator/Clock

3.2 The Arty Board

3.2.1 Powering the Board

3.2.2 Input/Output

3.2.3 Configuring the FPGA

3.2.4 Advanced Connectors

3.2.5 External Memory

3.2.6 Oscillator/Clock

3.3 Summary

3.4 Exercises

4 The Vivado Design Suite

4.1 Installation and the Welcome Screen

4.2 Creating a New Project

4.2.1 Adding a Verilog File

4.2.2 Adding a VHDL File

4.3 Synthesizing the Project

4.4 Simulating the Project

4.4.1 Adding a Verilog Testbench File

4.4.2 Adding a VHDL Testbench File

4.5 Implementing the Synthesized Project

4.6 Programming the FPGA

4.6.1 Adding the Basys3 Board Constraint File to the Project

4.6.2 Programming the FPGA on the Basys3 Board

- 4.6.3 Adding the Arty Board Constraint File to the Project
- 4.6.4 Programming the FPGA on the Arty Board
- 4.7 Vivado Design Suite IP Management
 - 4.7.1 Existing IP Blocks in Vivado
 - 4.7.2 Generating a Custom IP
- 4.8 Application on the Vivado Design Suite
- 4.9 Summary
- 4.10 Exercises

5 Introduction to Verilog and VHDL

- 5.1 Verilog Fundamentals
 - 5.1.1 Module Representation
 - 5.1.2 Timing and Delays in Modeling
 - 5.1.3 Hierarchical Module Representation
- 5.2 Testbench Formation in Verilog
 - 5.2.1 Structure of a Verilog Testbench File
 - 5.2.2 Displaying Test Results
- 5.3 VHDL Fundamentals
 - 5.3.1 Entity and Architecture Representations
 - 5.3.2 Dataflow Modeling
 - 5.3.3 Behavioral Modeling
 - 5.3.4 Timing and Delays in Modeling
 - 5.3.5 Hierarchical Structural Representation
- 5.4 Testbench Formation in VHDL
 - 5.4.1 Structure of a VHDL Testbench File
 - 5.4.2 Displaying Test Results
- 5.5 Adding an Existing IP to the Project
 - 5.5.1 Adding an Existing IP in Verilog
 - 5.5.2 Adding an Existing IP in VHDL
- 5.6 Summary
- 5.7 Exercises

6 Data Types and Operators

- 6.1 Number Representations
 - 6.1.1 Binary Numbers

- 6.1.2 Octal Numbers
 - 6.1.3 Hexadecimal Numbers
- 6.2 Negative Numbers
 - 6.2.1 Signed Bit Representation
 - 6.2.2 One's Complement Representation
 - 6.2.3 Two's Complement Representation
- 6.3 Fixed- and Floating-Point Representations
 - 6.3.1 Fixed-Point Representation
 - 6.3.2 Floating-Point Representation
- 6.4 ASCII Code
- 6.5 Arithmetic Operations on Binary Numbers
 - 6.5.1 Addition
 - 6.5.2 Subtraction
 - 6.5.3 Multiplication
 - 6.5.4 Division
- 6.6 Data Types in Verilog
 - 6.6.1 Net and Variable Data Types
 - 6.6.2 Data Values
 - 6.6.3 Naming a Net or Variable
 - 6.6.4 Defining Constants and Parameters
 - 6.6.5 Defining Vectors
- 6.7 Operators in Verilog
 - 6.7.1 Arithmetic Operators
 - 6.7.2 Concatenation and Replication Operators
- 6.8 Data Types in VHDL
 - 6.8.1 Signal and Variable Data Types
 - 6.8.2 Data Values
 - 6.8.3 Naming a Signal or Variable
 - 6.8.4 Defining Constants
 - 6.8.5 Defining Arrays
- 6.9 Operators in VHDL
 - 6.9.1 Arithmetic Operators
 - 6.9.2 Concatenation Operator
- 6.10 Application on Data Types and Operators